


**Selek 15" Schematic**  
**CFL-H refresh**  
**NVIDIA N18P-G0**  
**(4GB) N17P-G0-K1 (3GB)**

**2019/04/03**  
**REV : A00**

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>Cover Page</b>		
Size A4	Document Number <b>Selek CFL-H</b>	Rev <b>A00</b>
Date: Wednesday, April 03, 2019		Sheet 1 of 105


DY : None Installed

UMA: UMA only installed

OPS: DISCRTE OPTIMUS installed


Selek CFL-H refresh Block Diagram

Project Code : 4PD0H7010001  
PCB P/N : 18825-1  
Revision : A00




CHARGER	
ISL88739	44
INPUTS	OUTPUTS
AD+	DCBATOUT
BT+	
SYSTEM DC/DC	
TPS51225RUKR-GP	45
INPUTS	OUTPUTS
DCBATOUT	3D3V PWR 3D3V S5 5V PWR 5V S5
CPU Core Power	
NCP81208MNTXG	46-50
NCP81382MNTXG x 2	
NCP81382MNTXG (23e)	
NCP81253MNTBG	
INPUTS	OUTPUTS
DCBATOUT	VCC CORE
DCBATOUT	+VCCGT
DCBATOUT	+VCCGT (23e)
DDR4 SUS	
RT8231AGQW-GP	51
APL5930KAI-TRG	
INPUTS	OUTPUTS
DCBATOUT	1D2V S3 0D6V S0 3D3V S5
3D3V S5	2D5V S3
CPU VCCPRIM_CORE 1V	
	11
INPUTS	OUTPUTS
1D0V S5	+VCCPRIM CORE
CPU DCDC-V1D00A	
AOZ2262QI-10-GP-U	53
INPUTS	OUTPUTS
DCBATOUT	1D0V S5
LDO-V1D8V	
APL5930KAI-TRG	54
INPUTS	OUTPUTS
3D3V S5	1D8V S5
5V/3V S0	
TPS2296DPUK-GP	40
INPUTS	OUTPUTS
5V S5 3D3V S5	5V S0 3D3V S0
EOP10/EDRAM (23e)	
TPS22961DNYT	40
INPUTS	OUTPUTS
1D0V S5 1D0V S5	+V_EDRAM_VR +V_EOP10_VR
3D3V VGA	
AO3419L	86
INPUTS	OUTPUTS
3D3V S0	3D3V_VGA_S0
VGA CORE	
ISL62771HRTZ-GP-U	85
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE
1D5V_VGA_S0	
Y8288RAC-GP	86
INPUTS	OUTPUTS
DCBATOUT	1D5V_VGA_S0


PCH SMBUS BLOCK DIAGRAM




KBC SMBUS BLOCK DIAGRAM




THERMAL BLOCK DIAGRAM



AUDIO BLOCK DIAGRAM








Selek CFLH N17P

(AC mode)




## DMI

**Selok CFLH N17P**





SSID = CPU



Selek CFLH17P

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU\_DDR\_CHB**

Size A3 Document Number **Selek CFL-H** Rev **A00**

Date: Wednesday, April 03, 2019 Sheet 5 of 105

## AROUND\_CPU





Table 13-14. SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W51 [inches]	W52 [inches]	R <sub>P11</sub> [Ω]	R <sub>P12</sub> [Ω]	R <sub>E1</sub> [Ω]	R <sub>E2</sub> [Ω]	V <sub>CCST</sub> [V]
VIDSOUT							100	100	0	10	
VIDSCK	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	Empty	45	0	50	1.0
VIDALERT#							56	Empty	220	0	

**Note:** For additional information regarding SVID and power management refer to "Power Architecture Guide".



GPD11 pull high by Intel PDG1.3 request

Signal Name	Description
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed

Signal Name	Description
CFG4	1: Disable 0: Enable

Signal Name	Description
CFG7	1: (default) PEG Train immediately following RESET# de assertion 0 = PEG Wait for BIOS for training.

Signal Name	Description
CFG4	1: Disable 0: Enable (Set DX# enables bit in debug)

Signal Name	Description
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 3 disabled; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled



## Processor Internal Pull-Up / Pull-Down Terminations



### Processor Internal Pull-Up / Pull-Down Terminations




Signal Name	Pull Up/Pull Down	Rail	Value
BPM[3:0]	Pull Up	V <sub>CCIO</sub>	16-60 Ω
PREQ#	Pull Up	V <sub>CCST</sub>	3 kΩ
PROC_TDI	Pull Up	V <sub>CCSTG</sub> <sup>1</sup>	3 kΩ
PROC_TMS	Pull Up	V <sub>CCSGT</sub> <sup>1</sup>	3 kΩ
CFG[19:0]	Pull Up	V <sub>CCIO</sub>	3 kΩ

**Note:** 1. For SKL-S it should be V<sub>CCST</sub>

Table 6-8. Reset and Miscellaneous Signals


Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
CFG[19:0]	<p><b>Configuration Signals:</b> The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.</p> <p>Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none"> <li>• <b>CFG[0]:</b> Shall reset sequence after PCU PLL lock until de-asserted. <ul style="list-style-type: none"> <li>- 1 = (Default) Normal Operation; No stall.</li> <li>- 0 = Stall.</li> </ul> </li> <li>• <b>CFG[1]:</b> Reserved configuration lane.</li> <li>• <b>CFG[2]:</b> PCI Express* Static x16 Lane Numbering Reversal. <ul style="list-style-type: none"> <li>- 1 = Normal operation</li> <li>- 0 = Lane numbers reversed.</li> </ul> </li> <li>• <b>CFG[3]:</b> Reserved configuration lane.</li> <li>• <b>CFG[4]:</b> eDP enable. <ul style="list-style-type: none"> <li>- 1 = Enabled.</li> <li>- 0 = Disabled.</li> </ul> </li> <li>• <b>CFG[6:5]:</b> PCI Express* Bifurcation <ul style="list-style-type: none"> <li>- 00 = 1 x8, 2 x4 PCI Express*</li> <li>- 01 = reserved</li> <li>- 10 = 2 x8 PCI Express*</li> <li>- 11 = 1 x16 PCI Express*</li> </ul> </li> <li>• <b>CFG[7]:</b> PEG Training. <ul style="list-style-type: none"> <li>- 1 = (default) PEG Train immediately following RESET# de assertion.</li> <li>- 0 = PEG Wait for BIOS for training.</li> </ul> </li> <li>• <b>CFG[19:8]:</b> Reserved configuration lanes.</li> </ul>	I/O	GTL		All processor lines. CFG[2], CFG[6:5] and CFG[7] are relevant for H and S-processor line only and test point may be placed on the board for them.





Selek CFLH N17P

		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>CPU_GND</b>			
Size A3	Document Number	Rev	
<b>Selek CFL-H</b>		<b>A00</b>	
Date: Wednesday, April 03, 2019	Sheet 7	of	105




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	<b>CPU_POWER(VCCSA/VCCIO/VDD)</b>
-------	-----------------------------------


Size	Document Number	Rev
Custom	<b>Selek CFL-H</b>	<b>A00</b>
Date:	Wednesday, April 03, 2019	Sheet 8 of 105

SSID = CPU


















## TO CPU CLOCK



- The SRCCLKREQ#[15:0] signals can be configured to map to any of the PCH-H PCI Express\* Root Ports
- SRCLKREQ#[15:0] to CLKOUT\_PCIE\_P/N[15:0] Mapping Requirements
  - SRCLKREQ#[7:0] signals can be mapped to any of the CLKOUT\_PCIE\_P/N[7:0] differential clock pairs
  - SRCLKREQ#[15:8] signals can be mapped to any of the CLKOUT\_PCIE\_P/N[15:8] differential clock pairs



## 24 MHz Crystal Specifications (Sheet 1 of 2)

Parameter	Values	Units	Max/Min Range
Frequency	24	MHz	
Frequency Tolerance	≤ 100	PPM	
Duty Cycle Variation	+/- 5	%	
Pk to Pk jitter	≤ 150	pS	Includes cycle to cycle and period
Operating Temperature	-40 to 85	°C	

Parameter	Values	Units	Max/Min Range
Series Resistance	≤ 30	Ω	
Aging	±3	PPM	

Selek CFLH N17P

<b>DELL</b>		<b>Wistron Corporation</b>	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		PCH (CLK)	
Size	Document Number	Rev	
Custom	Selek CFL-H	A00	
Date	Wednesday, April 03, 2019	Sheet	16 of 105

The diagram illustrates the signal lines for the PCIe 1.1 specification. It shows four pairs of signal lines, each pair consisting of a red line and a purple line. The pairs are labeled as follows:

- Pair 1: RX\_N1 (red) and TX\_N1 (purple)
- Pair 2: RX\_N2 (red) and TX\_N2 (purple)
- Pair 3: RX\_N3 (red) and TX\_N3 (purple)
- Pair 4: RX\_N (red) and TX\_N (purple)

The diagram also shows the signal lines for the SD SATA interface, which are labeled as RX\_N, TX\_N, and TX\_P.

SATA\_RX\_N  
SATA\_RX\_P  
SATA\_TX\_N  
SATA\_TX\_P

E\_TX\_N  
E\_TX\_P  
E\_RX\_N  
E\_RX\_P

TX\_N  
TX\_P  
RY\_N

Diagram showing the connections for pins 1 to 4 of the LED module. The pins are labeled CTRL, EN, EN, and LED#. The connections are as follows:

- CTRL: Connected to a 5V supply.
- EN: Connected to a 5V supply.
- EN: Connected to a 5V supply.
- LED#: Connected to a 5V supply.

## MB DNO 111 \_\_\_\_\_

WT\_DP1  
WT\_CLKN  
WT\_CLKP

## CNVI

Figure 1 consists of two circuit diagrams, labeled PROJECT\_ID2 (left) and PROJECT\_ID1 (right). Both diagrams show a 303V\_S0 power source connected to a ground symbol. In PROJECT\_ID2, the current flows through resistor R1723 (labeled 'Do Not Stuff') and then through resistor R1725 (labeled 'Do Not Stuff') to ground. In PROJECT\_ID1, the current flows through resistor R1724 (labeled 'Do Not Stuff') and then through resistor R1726 (labeled '10K R2J-3 GP') to ground. Both diagrams include a ground symbol at the bottom.


**DELL** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	<b>PCH_(SATA/PCIE/HOST)</b>
-------	-----------------------------

Size	Document Number
Custom	2011-0511

**Selek CFL-H**

bioRxiv preprint doi: <https://doi.org/10.1101/2020.05.14.244000>; this version posted May 14, 2020. The copyright holder for this preprint (which was not certified by peer review) is the author/funder, who has granted bioRxiv a license to display the preprint in perpetuity. It is made available under aCC-BY-NC-ND 4.0 International license.



91 PIRQA# >>>

19.60 HDD\_DEVSLP <<<

71.72 CPU\_DP\_HPD\_R <<<

55 EDP\_HPD >>>

19.60 HDD\_DEVSLP <<<

19.63 mSATA\_DEVSLP <<<

19.63 mSATA\_DEVSLP <<<

24.68 ESPI\_IO[3..0] <<>

35 USB1\_USB30\_TX\_N <<<

35 USB1\_USB30\_TX\_P <<<

35 USB1\_USB30\_RX\_P <<<

71 USB4\_USB30\_TX\_N <<<

71 USB4\_USB30\_TX\_P <<<

71 USB4\_USB30\_RX\_N <<<

71 USB4\_USB30\_RX\_P <<<

24.68 ESPI\_CS# <<<

24.68 ESPI\_RESET# <<<

24.68 ESPI\_CLK <<<

24.68 ESPI\_RESET# <<<

24.68 ESPI\_CLK <<<

24.68 ESPI\_RESET# <<<

24.68 ESPI\_CLK <<<

24.68 ESPI\_RESET# <<<

24.68 ESPI\_CLK <<<

24.68 ESPI\_RESET# <<<

24.68 ESPI\_CLK <<<

24.68 ESPI\_RESET# <<<

24.68 ESPI\_CLK <<<

24.68 ESPI\_RESET# <<<

24.68 ESPI\_CLK <<<

24.68 ESPI\_RESET# <<<

24.68 ESPI\_CLK <<<

24.68 ESPI\_RESET# <<<

24.68 ESPI\_CLK <<<

24.68 ESPI\_RESET# <<<

24.68 ESPI\_CLK <<<

24.68 ESPI\_RESET# <<<

24.68 ESPI\_CLK <<<

24.68 ESPI\_RESET# <<<

24.68 ESPI\_CLK <<<

24.68 ESPI\_RESET# <<<


24.68 ESPI\_CLK <<<

24.68 ESPI\_RESET# <<<

24.68 ESPI\_CLK <<<

24.68 ESPI\_RESET# <<<

24.68 ESPI\_CLK <<<




### 6.3.3 Embedded DisplayPort\* Hot-Plug Detect Implementation

Hot-plug detect (HPD) is an output from eDP\* sink device and it is a active high signal.




**Note:** When using eDP bifurcation for DP+VGA Topology, need to use HPD for DDIE (DDPE, HPD) for HPD connectivity.

### USB 3.0 Type A



### USB 3.0 Type C (for N18P)



### For eSPI



Add RTC Gen 9 reset circuit\_20170814 leakage issue




Selek CFLH N17P

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



File: **PCH\_(DDI/USB3/GPIO)**

Size: Custom Document Number: **Selek CFL-H** Rev: **A00**

Date: Wednesday, April 03, 2019 Sheet: 19 of 105








Selek CFLH N17P

<b>DELL</b>		<b>Wistron Corporation</b>	
21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.			
Title <b>PCH_(VSS/GPIO)</b>			
Size Custom	Document Number	Rev	
<b>Selek CFL-H</b>		<b>A00</b>	
Date: Wednesday, April 03, 2019	Sheet 23	of 105	


# Main Func = KBC

Layout Note:  
Need very close to EC







X01 20161227 change







ALL\_SYS\_PWRGD (R0NPNWOK) assert,  
delay 10ms; PCH\_PWRON (RESET\_OUT) assert...





Note	Description
Note 16	If the eSPI Flash Channel is used for booting, the GPIO123(BSS_STRAP), CS# pin must be used as RSMRST#. This pin will be driven high by the boot ROM code in order to activate the eSPI flash channel. If the SHD_SPI port is used for booting, then any unused GPIO may be used for RSMRST#.



#	Board_ID(GPIO155)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
1	X00	100.0K	10.0K	3
2	X01	100.0K	17.8K	2.801
3	X02	100.0K	27.0K	2.598
4	X03(Reserved)	100.0K	37.4K	2.402
5	A00	100.0K	49.9K	2.201
6	A01	100.0K	64.9K	2.001
7	A02	100.0K	82.5K	1.808
8	A03	100.0K	107K	1.594
9	Reserved	100.0K	154K	1.299
10	Reserved	100.0K	200K	1.1
11	Reserved	100.0K	TBD	0.9
12	Reserved	100.0K	TBD	0.7
13	Reserved	100.0K	TBD	0.5
14	Reserved	100.0K	TBD	0.3





#	MODEL_ID(GPIO153)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
1	Nvidia-N17P-G0-K1	100.0K	10.0K	3
2		100.0K	17.8K	2.801
3	Nvidia-N18P-G0	100.0K	27.0K	2.598
4		100.0K	37.4K	2.402
5	Nvidia-N18E-G0	100.0K	49.9K	2.201
6		100.0K	64.9K	2.001
7	Nvidia-N18E-G1	100.0K	82.5K	1.808
8		100.0K	107K	1.594
9		100.0K	154K	1.299
10		100.0K	200K	1.1
11	Reserved	100.0K	TBD	0.9
12	Reserved	100.0K	TBD	0.7
13	Reserved	100.0K	TBD	0.5
14	Reserved	100.0K	TBD	0.3





**SPI FLASH ROM (32M byte) for PCH**



**Main Func = RTC**

BTY RTC CR2016\_30MM KTS 2PIN

1st= 23.25212.011

-1 20161118






Figure 28-2. External Circuitry for the PCH RTC - Option 1


**Selek CFLH N17P**

Title	<b>Flash(KBC+PCH)/RTC</b>
-------	---------------------------



Size A2	Document Number <b>Selek CFL-H</b>	Rev <b>A00</b>
------------	---------------------------------------	-------------------

Date: Wednesday, April 03, 2019 5:26 of 105




5  
Main Func = Thermal Sensor



TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125



**SSID = Audio**



# Main Func = Audio

20 SPK\_ID <<>>

27 AUD\_SPK\_L+ >>>>

27 AUD\_SPK\_L- >>>>

27 AUD\_SPK\_R+ >>>>

27 AUD\_SPK\_R- >>>>

27 MIC2\_VREFO\_R >>>>

27 MIC2\_VREFO\_L >>>>

27 AUD\_RING <<<<

27 AUD\_HPOUT\_L >>>>

27 LINE1\_L >>>>

27 AUD\_HPOUT\_R >>>>


27 LINE1\_R >>>>

27 AUD\_SELEEVE <<<<


27 AUD\_HPJD\_N <<<<

## Layout Note:


Speaker trace width >40mil @ 2W4ohm speaker power




## Speaker



CONN Pin	Net name
Pin1	SPK_L+
Pin2	SPK_L-
Pin3	SPK_R-
Pin4	SPK_R+
Pin5	SPK_DET#
Pin6	GND




## Universal Jack (Moved to I/O Board)



## Layout Note:

EC2908 EC2907 should place nearby codec IC.







Selek CFLH N17P



Size Custom	Document Number <b>Selek CFL-H</b>	Rev <b>A00</b>
Date: Wednesday, April 03, 2019	Sheet 31	of 105

SSID = LAN





31 LAN\_MDI0P  
31 LAN\_MDI0N  
31 LAN\_MDI1P  
31 LAN\_MDI1N  
31 LAN\_MDI2P  
31 LAN\_MDI2N  
31 LAN\_MDI3P  
31 LAN\_MDI3N



Selek CFLH N17P



<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsieh, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>RJ45+Transformer</b>			
Size B	Document Number <b>Selek CFL-H</b>		Rev <b>A00</b>
Date: Wednesday, April 03, 2019	Sheet 32	of 105	

19 USB1\_USB30\_RX\_N << <<  
19 USB1\_USB30\_RX\_P >> >>  
19 USB1\_USB30\_TX\_N >> >>  
19 USB1\_USB30\_TX\_P << <<  
18 USB1\_USB20\_P << <<  
18 USB1\_USB20\_N >> >>



USB 3.0 Connector Pin definition	
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+ SuperSpeed RX
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+ SuperSpeed TX

24,35 USB\_EN# >> >>  
18 USB\_OC# << <<







24,35 USB\_EN# >> >>  
18 USB\_OC# << <<

Selek CFLH N17P

<b>DELL</b> Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
File	USB3.0*2 CONN
Size	Custom
Document Number	Selek CFL-H
Date	Wednesday, April 03, 2019
Sheet	35 of 106
Rev	A00


15,27,54,57 PM\_SLP\_S3# >>>

5V_S0 Consumption	3D3V_S0 Consumption
Peak current 5A	Peak current 2.5A

[illegible][illegible][illegible]




**Main Func = ADT Input**




**Main Func = M-BAT Input**


## Batt Connector



Placement: Close to Batt Connector



## Barrel Adapter Piug-in Detect









# ISL95522 Hybrid Charger

OFF PAGE

24.64 HW\_ACOIL\_IN\_1 <<< 1 PR4450 2 HW\_ACOIL\_IN\_M  
 24.43 AC\_DIS >>>  
 15.43.51.50 PM\_SLP\_S4H <<<  
 15.43 ACOIL\_RL\_M <<<  
 24.43 PMAT\_CHG\_SMBCLK <<<  
 24.43 PMAT\_CHG\_SMBCLK <<<  
 24.43 PMAT\_PRESH >>>  
 6.24.46 PROCHOT#\_CPU <<<  
 24 ADJA <<<  
 46 CHGR\_PVSYS\_BMP <<<  
 24 Sense\_HVH <<<  
 E3  
 55 ST\_PWR\_IN\_1 <<<  
 55 ST\_PWR\_IN\_1 <<<


$$I_{ACILIMHW} = \frac{V_{ACILIMHW}}{32 \times PR4433}$$

$$I_{CCILIMHW} = \frac{V_{CCILIMHW}}{32 \times PR4436}$$




Need fine tune

Battery PROCHOT# Circuit




PR4405	2 cell	3 cell	4 cell
NVDC	100k	66.5k	82.5k
HYBRID	165k	182k	147k



Schematics

SSID = PWR.Plane.Regulator\_5V


OFFPAGE-Signal



OFFPAGE-GAP



# SY8288C For 5V



SSID = PWR.Plane.Regulator\_3D3V


OFFPAGE-Signal




OFFPAGE-GAP



# SY8286B For 3D3V





Add: PWR\_GAP  
change GND symbol on this page ALL GND

Max Current = 3.50(A)

PWR\_DCBATOUT\_VCCCORE

**Max Current = 3.50(A)**

PWR\_DCBATOUT\_VCCCORE

- CFL\_H-45W
- IMAX 96 A / TDC 75 A / OCP 120 A

330uF 4 Pcs

EE 0401

Max Current = 3.50(A)

PWR\_DCBATOUT\_VCCCORE

MLCCs must be placed  
symmetrically on Top and Bottom.


Max Current = 3.50(A)

PWR\_DCBATOUT\_VCCCORE

MLCCs must be placed  
symmetrically on Top and Bottom.



This circuit is for Hexa core.  
Please refer to the table in next page.

Selek CFLH N17P



For acousaic noise 1228

PWR\_DCBATOUT\_VCCGT



Add comment :  
MLCCs ( Input capacitors at charger )  
must placed symmetrically on TOP and BOTTOM side

CFL\_H-45W  
IMAX 32 A / TDC 25 A / OCP 60 A

1V\_VCCGT

PWR\_VCCGT\_CORE\_1\_PWM1

PWR\_CORE\_DRVON 46,47,48,50

1V\_VCCGT

PL4901

COIL-D15UH-2-GP

68.R1510.20A

PG4901 Do Not Stuff

PG4902 Do Not Stuff

PWR\_VCCGT\_ISEN1\_N 46

PWR\_VCCGT\_ISEN1\_P 46

CFL\_H-45W  
IMAX 32 A / TDC 25 A / OCP 60 A

1V\_VCCGT

PT4901

PT4902

SECC300W4-GP

SECC300W4-GP


330uF 2 Pcs

Power 0401

Selek CFLH N17P

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 68, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File <b>DC/DC VCCGFXCORE_I(NCP302045)</b>			
Size Custom	Document Number <b>Selek CFL-H</b>		Rev <b>A00</b>
Date: Wednesday, April 03, 2019		Sheet 49 of	105

MLCCs must be placed  
symmetrically on Top and Bottom.



Selek CFLH N17P

<b>DELL</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title <b>DC/DC VCCSA(NCP302035)</b>			
Size A3	Document Number <b>Selek CFL-H</b>	Rev <b>A00</b>	
Date: Wednesday, April 03, 2019		Sheet	50 of 105





SSID = PWR.Plane.Regulator\_1D05V

OFFPAGE-Signal



OFFPAGE-GAP

PH on EE Side

PWR\_1D05V\_PG


3V\_5V\_DSW\_OK

PWR\_1D8V\_PG



# AOZ2262 For 1D05V

COM	IC	AOZ2262 (10A) 074.02262.0043	AOZ2261 (8A) 074.02261.0A73	AOZ2260 (6A) 074.02260.0043
	Chock	68.1R01A.20B IDC : 10A	68.1R01A.20B IDC : 10A	68.1R01A.20B IDC : 10A
Output CAP		22uF/6.3V * 5pcs DY*1	22uF/6.3V * 4pcs DY*1	22uF/6.3V * 4pcs DY*1



Cyntec. 6.5mm x 6.9mm x 3.0mm  
DCR: 9m~10mOhm  
Idc : 11 A , Isat : 22A

TDC : 10A

$$Vo = 0.8x(1+R1/R2) = 0.8x(1+3.16/10) = 1.0528V$$

Selek CFLH N17P



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title <b>POWER (AOZ2262_1D05V)</b>		
Size A3	Document Number <b>Selek CFL-H</b>	Rev <b>A00</b>
Date: Wednesday, April 03, 2019		Sheet 52 of 105

Main Func = 1D8V

OFFPAGE



25,52 3V\_5V\_DSW\_OK >>

PH on EE Side

24,40 PRIM\_PWRGD << 1 R5304 100K R2F-L1-GP PWR\_1D8V\_PG Do Not Stuff

52 PWR\_1D8V\_PG <<


OFFPAGE\_GAP



APL5934 for 1D8V


APL5934 need <1.8W

IDC = 550mA



Vout=0.8V\*(R1+R2)/R2

# NB694 for VCCIO




Selek CFLH N17P

















```

303V_90          303V_CAMERA_S

```




# SSID = HDMI




Main Func = HDD

17 HDD\_SATA\_TX\_P >>>  
17 HDD\_SATA\_TX\_N <<<  
17 HDD\_SATA\_RX\_N <<<  
17 HDD\_SATA\_RX\_P >>>  
19 HDD\_DEVSLP >>>  
70 FFS\_INT2\_Q >>>  
24.63 SSD\_SCP# >>>



Layout Note:  
Place near HDD1



## SATA HDD Connector




Table 16-5. SATA / PCI Express\* Gen 2 and Gen 3 Capacitor Values

Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF <sup>1</sup>	None <sup>2</sup>	None <sup>3</sup>

**Notes:**

- This option supports all SATA devices. However, the Rx 10 nF capacitor can be removed if DC coupled ODDs / devices are NOT used.
- For PCIe\* Gen 2/ SATA multiplexed configuration, motherboard Tx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- For PCIe\* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraint: For PCIe\* lane that needs to support either PCIe\* Gen2 devices or PCIe\* Gen3 devices, follow the PCIe\* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Use a non-interleaved breakout to isolate Tx and Rx.

Selek CFLH N17P



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **SATA HDD**

Size Custom Document Number **Selek CFLH-H**

Date: Wednesday, April 03, 2019

Sheet 60 of 105

Rev **A00**

# Main Func = WLAN

17 WLAN\_PCIE\_RX\_N <<<  
17 WLAN\_PCIE\_RX\_P <<<  
17 WLAN\_PCIE\_TX\_N <<<  
17 WLAN\_PCIE\_TX\_P <<<  
16 WLAN\_CLK\_CPU\_P >>>  
16 WLAN\_CLK\_CPU\_N >>>  
16 WLAN\_CLKREQ\_CPU\_N >>>

18 BT\_USB20\_N <<<  
18 BT\_USB20\_P <<<

16 PULSAR\_38P4M\_REFCLK >>>

15,26,31,63,79,91 PLT\_RST# >>>

17 CNV\_WR\_DN1 <<<  
17 CNV\_WR\_DP1 <<<  
17 CNV\_WR\_DN0 <<<  
17 CNV\_WR\_DP0 <<<

17 CNV\_WT\_DN1 <<<  
17 CNV\_WT\_DP1 <<<  
17 CNV\_WT\_DN0 <<<  
17 CNV\_WT\_DP0 <<<

17 CNV\_WT\_CLKN <<<  
17 CNV\_WT\_CLKP <<<  
17 CNV\_WT\_DN1 <<<  
17 CNV\_WT\_DP1 <<<


17 CNV\_WT\_DN0 <<<  
17 CNV\_WT\_DP0 <<<  
17 CNV\_WT\_CLKN <<<  
17 CNV\_WT\_CLKP <<<  
17,21 CNV\_BRI\_RST# <<<  
17 CNV\_RGI\_DT <<<  
17 CNV\_BRI\_DT\_CON <<<  
17 CNV\_RGI\_RSP <<<  
15 CNV\_RF\_RESET# <<<

15 CLKREQ\_CNV# >>>

20 WLAN\_WIGIG60GHZ\_DIS# >>>  
20 BT\_RADIO\_DIS# >>>

15 SUS\_CLK >>>

20 CNV\_DET# >>>



Selek CFLH N17P


**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,  
Taipai Hsien 221, Taiwan, R.O.C.

File **Mini card-WLAN**

Size	Document Number	Rev
Custom	<b>Selek CFL-H</b>	<b>A00</b>
Date: Wednesday, April 03, 2019	Sheet 61 of 105	




### Mini Card Connector (NGFF m-SATA)



# SSID = User.Interface


## Power button

NONE FINGER PRINT 才會上件




## Battery LED1 (AMBER\_LED)

Low activated from KBC GPIO




## Battery LED2 (WHITE\_LED)


Low activated from KBC GPIO



## SATA LED







## M-BIST for G10 (Proposed schematic ) follow bandon



Selek CFLH N17P

**Main Func = TPAD**



Pin number	Pin name
1	VDD
2	DAT(I2C)
3	CLK(I2C)
4	GND
5	ATTN
6	GPIO
7	DAT(PS2)
8	CLK(PS2)


Figure 1 shows the pin connections of the FT232RL module. The connections are as follows:

Module Pin	Module Label	Host Pin	Host Label
1	TP_VDD	1	AFTP6531
2	I2C0_SCL_R	2	AFTP6534
3	I2C0_SDA_R	3	AFTP6535
4	TP_WAKE_KBCIF	4	AFTP6536
5	PTP_CMSF	5	AFTP6537

18 USB3\_USB20\_P  
18 USB3\_USB20\_N  
18 USB2\_USB20\_P  
18 USB2\_USB20\_N


18 CARD1\_USB20\_N  
18 CARD1\_USB20\_P

20.65 CPU\_I2C\_SCL\_P1  
20.65 CPU\_I2C\_SDA\_P1  
  
44 BT\_PWR\_IN-  
44 BT\_PWR\_IN+




Cardreader


USB 2.0 Gen1 \*2



E3 reserve



Selek CFLH N17P



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

**IO Board Connector**

Size  
A3


Document Number  
**Selek CFL-H**

Rev  
**A00**

Date: Wednesday, April 03, 2019

Sheet 66 of 105

**Main Func = Debug**



**Selek CFLH N17P**



## Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	<b><i>Dubug connector</i></b>
-------	-------------------------------

Size A4	Document Number <b>Selek CFL-H</b>	Rev <b>A00</b>
------------	---------------------------------------	-------------------

Date: Wednesday, April 03, 2019 Sheet 68 of 105

20 GSEN2\_INT1\_C <<<< \_\_\_\_\_

20 GSEN2\_INT2\_C <<<< \_\_\_\_\_

20 CPU\_I2C\_SDA\_ISH <<<< \_\_\_\_\_

20 CPU\_I2C\_SCL\_ISH <<<< \_\_\_\_\_

60 FFS\_INT2\_Q <<<< \_\_\_\_\_

[illegible]

Timing diagram showing three signals: GSEN2\_INT1\_C, GSEN2\_INT2\_C, and INT2\_SELECT. GSEN2\_INT1\_C and GSEN2\_INT2\_C are high for R7005 1 and R7006 1 respectively, then low for R7008 1. INT2\_SELECT is high for R7008 1. All three signals have a blue checkmark and 'FFS 2 Do Not Stuff' annotation. A purple arrow points from the falling edge of GSEN2\_INT2\_C to the rising edge of INT2\_SELECT.

3D3V\_S0

R7018  
100KR2J-1-GP

Q7001

Do Not Stuff

**Do Not Stuff**

2nd = 075.67002.007








FALL\_INT2

FFS



INT2\_SELECT

FFS\_INT2\_O

Main Func = TYPEC\_MUX



Main Func = TYPEC CONTROLLER






```

72 TYPEC_USB_CON_C_DP0 << >> _____
72 TYPEC_USB_CON_C_DN0 << >> _____
72 TYPEC_USB_CON_C_DP1 << >> _____
72 TYPEC_USB_CON_C_DN1 << >> _____

```

[illegible]

ED7303

TYPEC\_USB\_CON\_C\_DP0 1 I/O1 TypeC I/O4 6 TYPEC\_USB\_CON\_C\_DN0

2 GND VDD 5

TYPEC\_USB\_CON\_C\_DP1 3 I/O2 I/O3 4 TYPEC\_USB\_CON\_C\_DN1

Do Not Stuff

Do Not Stuff

2nd = 75.08902.07C





Diagram of the USB1 chip showing its internal structure and pin connections. The chip is labeled ED7301 and ED7302. It features two 5-pin connectors, USB1\_SSTX\_CON\_N1 and USB1\_SSTX\_CON\_P1, and two 5-pin connectors, USB1\_SSRX\_CON\_N1 and USB1\_SSRX\_CON\_P1. The chip is shown with its internal logic, including two 5-pin connectors, USB1\_SSTX\_CON\_N1 and USB1\_SSTX\_CON\_P1, and two 5-pin connectors, USB1\_SSRX\_CON\_N1 and USB1\_SSRX\_CON\_P1. The chip is shown with its internal logic, including two 5-pin connectors, USB1\_SSTX\_CON\_N1 and USB1\_SSTX\_CON\_P1, and two 5-pin connectors, USB1\_SSRX\_CON\_N1 and USB1\_SSRX\_CON\_P1. The chip is shown with its internal logic, including two 5-pin connectors, USB1\_SSTX\_CON\_N1 and USB1\_SSTX\_CON\_P1, and two 5-pin connectors, USB1\_SSRX\_CON\_N1 and USB1\_SSRX\_CON\_P1.

**Main Func = LPS**

72	VBUS_P_CTRL	>>>—
72	NXP3290_FO	<<<—
72	CCG5_VBUS_CSN	<<<—




Selek CFLH N17P



GPU	Capacitor Type	Footprint	Population	N18	N17	Location
PEX_DVDD Supply Rail						
GBAC-128	1.0 $\mu$ F <sup>2</sup>	X65	Q402 or Q201W	4	1	Under GPU
GB4D-128	0.47 $\mu$ F	X65	Q201W	12	4	Under GPU
	4.7 $\mu$ F	X65	Q603	3	2	Near GPU
	4.7 $\mu$ F	X65	Q603	3	0	Under GPU
	10 $\mu$ F	YSR	R805	0	1	Midway between GPU and power supply
	10 $\mu$ F	X65	R805	3	0	Near GPU
	22 $\mu$ F	YSR	R809	0	1	Midway between GPU and power supply
	22 $\mu$ F	X65	R805	2	0	Near GPU

GPU	Capacitor Type	Footprint	Population	N18	N17	Location
PEX_DVDD Supply Rail						
GBAC-128	1.0 $\mu$ F <sup>2</sup>	X65	Q402 or Q201W	4	1	Under GPU
GB4D-128	0.47 $\mu$ F	X65	Q201W	12	4	Under GPU
	4.7 $\mu$ F	X65	Q603	3	2	Near GPU
	4.7 $\mu$ F	X65	Q603	3	0	Under GPU
	10 $\mu$ F	YSR	R805	0	1	Midway between GPU and power supply
	10 $\mu$ F	X65	R805	3	0	Near GPU
	22 $\mu$ F	YSR	R809	0	1	Midway between GPU and power supply
	22 $\mu$ F	X65	R805	2	0	Near GPU

Note:  
1. Design may alternatively use two 0201W 0.47  $\mu$ F X6S for each 0201W 1  $\mu$ F.


















GPU	Type	Footprint	Population		Location
			N18	N17	
IPF_JOVU	Supply Rails				
GB4C-128,	0.1 $\mu$ F	X76	0402	6	Under GPU; 1 per ball
GB4D-128	0.47 $\mu$ F	X65	0201W	0	Under GPU; 1 per ball
	1.0 $\mu$ F	X65	0402 or 0201W	3	Near GPU
	0.47 $\mu$ F	X65	0201W	6	Near GPU
	4.7 $\mu$ F	X65	0603	3	Near GPU
	Bead Type				
	180 $\Omega$ or 100 $\Omega$	0603	0	0	Near GPU
	HSR (ESR < 0.2 $\Omega$ )				


---




Size	Document Number	Rev
Custom	<b>Selek CFL-H</b>	<b>A0</b>
Date:	Wednesday, April 03, 2019	Sheet 77 of 105



FBCLK Termination place on VRAM side








FBCLK Termination place on VRAM side



GPU	Capacitor Type	Footprint	Population		Location
			N18	N17	
FB PLL Supply Rail for GPUs					
GBAC-128	0.1 $\mu$ F	X5R	0402	0	3 Under GPU
GBAC-128	0.47 $\mu$ F	X5S	0201W	3	0 Under GPU
	22 $\mu$ F	X5R	0805	0	1 Near GPU
	22 $\mu$ F	X5S	0805	1	0 Near GPU
	4.7 $\mu$ F	X5S	0603	2	0 Near GPU
Seed Type					
30 C (ES40M, P60 C)		0603	1	1	1 Near GPU

Notes:

- Design may alternatively use one 0201W 0.47  $\mu$ F X5S for each 0201W 1  $\mu$ F.



Strap Pins (See page 1)			Functions Selected by This Strapping			
STRAPS	STRAP <sub>A</sub>	STRAP <sub>B</sub>	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVIC
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	L	0	0	1	0
L	H	H	0	0	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	1
L	L	M	1	0	0	0
L	M	L	1	0	0	1
L	M	H	1	0	1	0

Table 4. N18P-G0 GDDR5 Recommended Memories:

[illegible]

Step 1: Fill in the STRAP			RANIC® Setting Number		Step 2: Fill in the STRAP			RANIC® Setting Number	
STRAP1	STRAP1	STRAP1	(see memory key for memory coding corresponding to these numbers)	STRAP1	STRAP1	STRAP1	(see memory key for memory coding corresponding to these numbers)		
M	L	2	0 (000001)	N	M	L	14 (000002)		
M	L	2	1 (000002)	N	M	L	15 (000003)		
M	L	2	2 (000003)	N	M	L	16 (000004)		
M	L	2	3 (000004)	N	M	L	17 (000005)		
M	L	2	4 (000005)	N	M	L	18 (000006)		
M	L	2	5 (000006)	N	M	L	19 (000007)		
M	L	2	6 (000007)	N	M	L	20 (000008)		
M	L	2	7 (000008)	N	M	L	21 (000009)		
M	L	2	8 (000009)	N	M	L	22 (000010)		
M	L	2	9 (000010)	N	M	L	23 (000011)		
M	L	2	10 (000011)	N	M	L	24 (000012)		
M	L	2	11 (000012)	N	M	L	25 (000013)		
M	L	2	12 (000013)	N	M	L	26 (000014)		
M	L	2	13 (000014)	N	M	L	27 (000015)		
M	L	2	14 (000015)	N	M	L	28 (000016)		
M	L	2	15 (000016)	N	M	L	29 (000017)		
M	L	2	16 (000017)	N	M	L	30 (000018)		
M	L	2	17 (000018)	N	M	L	31 (000019)		
M	L	2	18 (000019)	N	M	L	32 (000020)		
M	L	2	19 (000020)	N	M	L	33 (000021)		
M	L	2	20 (000021)	N	M	L	34 (000022)		
M	L	2	21 (000022)	N	M	L	35 (000023)		
M	L	2	22 (000023)	N	M	L	36 (000024)		
M	L	2	23 (000024)	N	M	L	37 (000025)		
M	L	2	24 (000025)	N	M	L	38 (000026)		
M	L	2	25 (000026)	N	M	L	39 (000027)		
M	L	2	26 (000027)	N	M	L	40 (000028)		
M	L	2	27 (000028)	N	M	L	41 (000029)		
M	L	2	28 (000029)	N	M	L	42 (000030)		
M	L	2	29 (000030)	N	M	L	43 (000031)		
M	L	2	30 (000031)	N	M	L	44 (000032)		
M	L	2	31 (000032)	N	M	L	45 (000033)		
M	L	2	32 (000033)	N	M	L	46 (000034)		
M	L	2	33 (000034)	N	M	L	47 (000035)		
M	L	2	34 (000035)	N	M	L	48 (000036)		
M	L	2	35 (000036)	N	M	L	49 (000037)		
M	L	2	36 (000037)	N	M	L	50 (000038)		
M	L	2	37 (000038)	N	M	L	51 (000039)		
M	L	2	38 (000039)	N	M	L	52 (000040)		
M	L	2	39 (000040)	N	M	L	53 (000041)		
M	L	2	40 (000041)	N	M	L	54 (000042)		
M	L	2	41 (000042)	N	M	L	55 (000043)		
M	L	2	42 (000043)	N	M	L	56 (000044)		
M	L	2	43 (000044)	N	M	L	57 (000045)		
M	L	2	44 (000045)	N	M	L	58 (000046)		
M	L	2	45 (000046)	N	M	L	59 (000047)		
M	L	2	46 (000047)	N	M	L	60 (000048)		
M	L	2	47 (000048)	N	M	L	61 (000049)		
M	L	2	48 (000049)	N	M	L	62 (000050)		
M	L	2	49 (000050)	N	M	L	63 (000051)		
M	L	2	50 (000051)	N	M	L	64 (000052)		
M	L	2	51 (000053)	N	M	L	65 (000054)		
M	L	2	52 (000055)	N	M	L	66 (000056)		
M	L	2	53 (000057)	N	M	L	67 (000058)		
M	L	2	54 (000059)	N	M	L	68 (000060)		
M	L	2	55 (000061)	N	M	L	69 (000062)		
M	L	2	56 (000063)	N	M	L	70 (000064)		
M	L	2	57 (000065)	N	M	L	71 (000066)		
M	L	2	58 (000067)	N	M	L	72 (000068)		
M	L	2	59 (000069)	N	M	L	73 (000070)		
M	L	2	60 (000071)	N	M	L	74 (000072)		
M	L	2	61 (000073)	N	M	L	75 (000074)		
M	L	2	62 (000075)	N	M	L	76 (000076)		
M	L	2	63 (000077)	N	M	L	77 (000078)		
M	L	2	64 (000079)	N	M	L	78 (000080)		
M	L	2	65 (000081)	N	M	L	79 (000082)		
M	L	2	66 (000083)	N	M	L	80 (000084)		
M	L	2	67 (000085)	N	M	L	81 (000086)		
M	L	2	68 (000087)	N	M	L	82 (000088)		
M	L	2	69 (000089)	N	M	L	83 (000090)		
M	L	2	70 (000091)	N	M	L	84 (000092)		
M	L	2	71 (000093)	N	M	L	85 (000094)		
M	L	2	72 (000095)	N	M	L	86 (000096)		
M	L	2	73 (000097)	N	M	L	87 (000098)		
M	L	2	74 (000099)	N	M	L	88 (000100)		
M	L	2	75 (000101)	N	M	L	89 (000102)		
M	L	2	76 (000103)	N	M	L	90 (000104)		
M	L	2	77 (000105)	N	M	L	91 (000106)		
M	L	2	78 (000107)	N	M	L	92 (000108)		
M	L	2	79 (000109)	N	M	L	93 (000110)		
M	L	2	80 (000111)	N	M	L	94 (000112)		
M	L	2	81 (000113)	N	M	L	95 (000114)		
M	L	2	82 (000115)	N	M	L	96 (000116)		
M	L	2	83 (000117)	N	M	L	97 (000118)		
M	L	2	84 (000119)	N	M	L	98 (000120)		
M	L	2	85 (000121)	N	M	L	99 (000122)		
M	L	2	86 (000123)	N	M	L	100 (000124)		
M	L	2	87 (000125)	N	M	L	101 (000126)		
M	L	2	88 (000127)	N	M	L	102 (000128)		
M	L	2	89 (000129)	N	M	L	103 (000130)		
M	L	2	90 (000131)	N	M	L	104 (000132)		
M	L	2	91 (000133)	N	M	L	105 (000134)		
M	L	2	92 (000135)	N	M	L	106 (000136)		
M	L	2	93 (000137)	N	M	L	107 (000138)		
M	L	2	94 (000139)	N	M	L	108 (000140)		
M	L	2	95 (000141)	N	M	L	109 (000142)		
M	L	2	96 (000143)	N	M	L	110 (000144)		
M	L	2	97 (000145)	N	M	L	111 (000146)		
M	L	2	98 (000147)	N	M	L	112 (000148)		
M	L	2	99 (000149)	N	M	L	113 (000150)		
M	L	2	100 (000151)	N	M	L	114 (000152)		
M	L	2	101 (000153)	N	M	L	115 (000154)		
M	L	2	102 (000155)	N	M	L	116 (000156)		
M	L	2	103 (000157)	N	M	L	117 (000158)		
M	L	2	104 (000159)	N	M	L	118 (000160)		
M	L	2	105 (000161)	N	M	L	119 (000162)		
M	L	2	106 (000163)	N	M	L	120 (000164)		
M	L	2	107 (000165)	N	M	L	121 (000166)		
M	L	2	108 (000167)	N	M	L	122 (000168)		
M	L	2	109 (000169)	N	M	L	123 (000170)		
M	L	2	110 (000171)	N	M	L	124 (000172)		
M	L	2	111 (000173)	N	M	L	125 (000174)		
M	L	2	112 (000175)	N	M	L	126 (000176)		
M	L	2	113 (000177)	N	M	L	127 (000178)		
M	L	2	114 (000179)	N	M	L	128 (000180)		
M	L	2	115 (000181)	N	M	L	129 (000182)		
M	L	2	116 (000183)	N	M	L	130 (000184)		
M	L	2	117 (000185)	N	M	L	131 (000186)		
M	L	2	118 (000187)	N	M	L	132 (000188)		
M	L	2	119 (000189)	N	M	L	133 (000190)		
M	L	2	120 (000191)	N	M	L	134 (000192)		
M	L	2	121 (000193)	N	M	L	135 (000194)		
M	L	2	122 (000195)	N	M	L	136 (000196)		
M	L	2	123 (000197)	N	M	L	137 (000198)		
M	L	2	124 (000199)	N	M	L	138 (000200)		
M	L	2	125 (000201)	N	M	L	139 (000202)		
M	L	2	126 (000203)	N	M	L	140 (000204)		
M	L	2	127 (000205)	N	M	L	141 (000206)		
M	L	2	128 (000207)	N	M	L	142 (000208)		
M	L	2	129 (000209)	N	M	L	143 (000210)		
M	L	2	130 (000211)	N	M	L	144 (000212)		
M	L	2	131 (000213)	N	M	L	145 (000214)		
M	L	2	132 (000215)	N	M	L	146 (000216)		
M	L	2	133 (000217)	N	M	L	147 (000218)		
M	L	2	134 (000219)	N	M	L	148 (000220)		
M	L	2	135 (000221)	N	M	L	149 (000222)		
M	L	2	136 (000223)	N	M	L	150 (000224)		
M	L	2	137 (000225)	N	M	L	151 (000226)		
M	L	2	138 (000227)	N	M	L	152 (000228)		
M	L	2	139 (000229)	N	M	L	153 (000230)		
M	L	2	140 (000231)	N	M	L	154 (000232)		
M	L	2	141 (000233)	N	M	L	155 (000234)		
M	L	2	142 (000235)	N	M	L	156 (000236)		
M	L	2	143 (000237)	N	M	L	157 (000238)		
M	L	2	144 (000239)	N	M	L	158 (000240)		
M	L	2	145 (000241)	N	M	L	159 (000242)		
M	L	2	146 (000243)	N	M	L	160 (000244)		
M	L	2	147 (000245)	N	M	L	161 (000246)		
M	L	2	148 (000247)	N	M	L	162 (000248)		
M	L	2	149 (000249)	N	M	L	163 (000250)		
M	L	2	150 (000251)	N	M	L	164 (000252)		
M	L	2	151 (000253)	N	M	L	165 (000254)		
M	L	2	152 (000255)	N	M	L	166 (000256)		
M	L	2	153 (000257)	N	M	L	167 (000258)		
M	L	2	154 (000259)	N	M	L	168 (000260)		
M	L	2	155 (000261)	N	M	L	169 (000262)		
M	L	2	156 (000263)	N	M	L	170 (000264)		
M	L	2	157 (000265)	N	M	L	171 (000266)		
M	L	2	158 (000267)	N	M	L	172 (000268)		
M	L	2	159 (000269)	N	M	L	173 (000270)		
M	L	2	160 (000271)	N	M	L	174 (000272)		
M	L	2	161 (000273)	N	M	L	175 (000274)		
M	L	2	162 (000275)	N	M	L	176 (000276)		
M	L	2	163 (000277)	N	M	L	177 (000278)		
M	L	2	164 (000279)	N	M	L	178 (000280)		
M	L	2	165 (000281)	N	M	L	179 (000282)		
M	L	2	166 (000283)	N	M	L	180 (000284)		
M	L	2	167 (000285)	N	M	L	181 (000286)		
M	L	2	168 (000287)	N	M	L	182 (000288)		
M	L	2	169 (000289)	N	M	L	183 (000290)		
M	L	2	170 (000291)	N	M	L	184 (000292)		
M	L	2	171 (000293)	N	M	L	185 (000294)		
M	L	2	172 (000295)	N	M	L	186 (000296)		
M	L	2	173 (000297)	N	M	L	187 (000298)		
M	L	2	174 (000299)	N	M	L	188 (000300)		
M	L	2	175 (000301)	N	M	L	189 (000302)		
M	L	2	176 (000303)	N	M	L	190 (000304)		
M	L	2	177 (000305)	N	M	L	191 (000306)		
M	L	2	178 (000307)	N	M	L	192 (000308)		
M	L	2	179 (000309)	N	M	L	193 (000310)		
M	L	2	180 (000311)	N	M	L	194 (000312)		
M	L	2	181 (000313)	N	M	L	195 (000314)		
M	L	2	182 (000315)	N	M	L	196 (000316)		
M	L	2	183 (000317)	N	M	L	197 (000318)		
M	L	2	184 (000319)	N	M	L	198 (000320)		
M	L	2	185 (000321)	N	M	L	199 (000322)		
M	L	2	186 (000323)	N	M	L	200 (000324)		
M	L	2	187 (000325)	N	M	L	201 (000326)		
M	L	2	188 (000327)	N	M	L	202 (000328)		
M	L	2	189 (000329)	N	M	L	203 (000330)		
M	L	2	190 (000331)	N	M	L	204 (000332)		
M	L	2							

100\*21  
Place under GPU

100\*13  
Place under GPU

10\*13  
Place under GPU

0.47U\*26  
Place under GPU

100\*11  
Place near GPU

22U\*5  
Place near GPU

22U\*10  
Place near GPU

330U\*1 4.7U\*2  
Place near GPU

1. Design may alternatively use two 0201W 0.47  $\mu$ F X65 for each 0201W 1  $\mu$ F.

Table 2. NVVDD Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population	N18	N17	Location
<b>NVVDD Supply Net</b>						
GB4C-128, GB4D-128	10 $\mu$ F	X65	0603	34	21	Under GPU
	1 $\mu$ F <sup>1</sup>	X65	0402 or 0201W	0	13	Under GPU
	0.47 $\mu$ F <sup>1</sup>	X65	0402 or 0201W	26	0	Under GPU
	10 $\mu$ F	X65	0603	0	11	Near GPU
	22 $\mu$ F	X65	0805	15	10	Near GPU
	4.7 $\mu$ F	X65	0603	0	2	Near GPU
	330 $\mu$ F	POS	7343	0	1	Near GPU

Note:

1. Design may alternatively use two 0201W 0.47  $\mu$ F X65 for each 0201W 1  $\mu$ F.






Table 9. VDD\_AON and VDD\_MAIN Decoupling

GPU	Capacitor Type	Footprint	Population	N18	N17	Location
<b>N17 VDD18 (N18 NC) Supply Rail</b>						
GB4C-128, GB4D-128	0.1 $\mu$ F	X7R	0402	N/A	2	Under GPU
	1.0 $\mu$ F	X65	0603	N/A	1	Near GPU
	4.7 $\mu$ F	X65	0603	N/A	1	Near GPU
<b>1V8_AON Supply Rail</b>						
GB4C-128, GB4D-128	0.1 $\mu$ F	X7R	0402	0	2	Under GPU
	0.47 $\mu$ F	X65	0201W	4	0	Under GPU
	1.0 $\mu$ F	X65	0402 or 0201W	0	1	Near GPU
	0.47 $\mu$ F <sup>1</sup>	X65	0201W	6	0	Near GPU
	4.7 $\mu$ F	X65	0603	3	1	Near GPU

Note:

1. Design may alternatively use two 0201W 0.47  $\mu$ F X65 for each 0201W 1  $\mu$ F.





GDDR5 Data Mapping							
BYTE0 (BYTE4)		BYTE1 (BYTE5)		BYTE2 (BYTE6)		BYTE3 (BYTE7)	
MF=0	MF=1	MF=0	MF=1	MF=0	MF=1	MF=0	MF=1
DQ0	DQ24 (DQ32)	DQ8	DQ16 (DQ40)	DQ16	DQ8 (DQ48)	DQ24	DQ0 (DQ56)
DQ1	DQ25 (DQ33)	DQ9	DQ17 (DQ41)	DQ17	DQ9 (DQ49)	DQ25	DQ1 (DQ57)
DQ2	DQ26 (DQ34)	DQ10	DQ18 (DQ42)	DQ18	DQ10 (DQ50)	DQ26	DQ2 (DQ58)
DQ3	DQ27 (DQ35)	DQ11	DQ19 (DQ43)	DQ19	DQ11 (DQ51)	DQ27	DQ3 (DQ59)
DQ4	DQ28 (DQ36)	DQ12	DQ20 (DQ44)	DQ20	DQ12 (DQ52)	DQ28	DQ4 (DQ60)
DQ5	DQ29 (DQ37)	DQ13	DQ21 (DQ45)	DQ21	DQ13 (DQ53)	DQ29	DQ5 (DQ61)
DQ6	DQ30 (DQ38)	DQ14	DQ22 (DQ46)	DQ22	DQ14 (DQ54)	DQ30	DQ6 (DQ62)
DQ7	DQ31 (DQ39)	DQ15	DQ23 (DQ47)	DQ23	DQ15 (DQ55)	DQ31	DQ7 (DQ63)
DBI0	DBI3 (DBI4)	DBI1	DBI2 (DBI5)	DBI2	DBI1 (DBI6)	DBI3	DBI0 (DBI7)
EDC0	EDC3 (EDC4)	EDC1	EDC2 (EDC5)	EDC2	EDC1 (EDC6)	EDC3	EDC0 (EDC7)
GDDR5 CLK Mapping							
WCK01	WCK23 (WCK45)			WCK23	WCK01 (WCK67)		
WCK01#	WCK23# (WCK45#)			WCK23#	WCK01# (WCK67#)		
CK	CK						
CK#	CK#						
Others							
MF	MF	SEN	SEN				
ZQ	ZQ	RESET#					

Table 9.4 GDDR5 Command Mapping (GB4C-128 packages)

Command Ball on GPU		DRAM Signal Definition
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]	
FBA_CMD0	FBA_CMD16	CS*
FBA_CMD1	FBA_CMD17	A3_BA3
FBA_CMD2	FBA_CMD18	A2_BA0
FBA_CMD3	FBA_CMD19	A4_BA2
FBA_CMD4	FBA_CMD20	A5_BA1
FBA_CMD5	FBA_CMD21	WE*
FBA_CMD6	FBA_CMD22	A7_A8
FBA_CMD7	FBA_CMD23	A6_A11
FBA_CMD8	FBA_CMD24	ABI*
FBA_CMD9	FBA_CMD25	A12_RFU
FBA_CMD10	FBA_CMD26	A0_A10
FBA_CMD11	FBA_CMD27	A1_A9
FBA_CMD12	FBA_CMD28	RAS*
FBA_CMD13	FBA_CMD29	RST*
FBA_CMD14	FBA_CMD30	CKE*
FBA_CMD15	FBA_CMD31	CAS*

**Selek CFLH N17P**

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title **VRAM 1,2 (1/4)**

Size Custom	Document Number <b>Selek CFL-H</b>
----------------	---------------------------------------

Date: Wednesday, April 03, 2019

Sheet 81 of 105






GDDR5 Data Mapping							
BYTE0 (BYTE4)		BYTE1 (BYTE5)		BYTE2 (BYTE6)		BYTE3 (BYTE7)	
MF=0	MF=1	MF=0	MF=1	MF=0	MF=1	MF=0	MF=1
DQ0	DQ24 (DQ02)	DQ8	DQ16 (DQ04)	DQ16	DQ8 (DQ04)	DQ24	DQ0 (DQ02)
DQ1	DQ25 (DQ03)	DQ9	DQ17 (DQ05)	DQ17	DQ9 (DQ05)	DQ25	DQ1 (DQ03)
DQ2	DQ26 (DQ04)	DQ10	DQ18 (DQ06)	DQ18	DQ10 (DQ06)	DQ26	DQ2 (DQ04)
DQ3	DQ27 (DQ05)	DQ11	DQ19 (DQ07)	DQ19	DQ11 (DQ07)	DQ27	DQ3 (DQ05)
DQ4	DQ28 (DQ06)	DQ12	DQ20 (DQ08)	DQ20	DQ12 (DQ08)	DQ28	DQ4 (DQ06)
DQ5	DQ29 (DQ07)	DQ13	DQ21 (DQ09)	DQ21	DQ13 (DQ09)	DQ29	DQ5 (DQ07)
DQ6	DQ30 (DQ08)	DQ14	DQ22 (DQ10)	DQ22	DQ14 (DQ10)	DQ30	DQ6 (DQ08)
DQ7	DQ31 (DQ09)	DQ15	DQ23 (DQ11)	DQ23	DQ15 (DQ11)	DQ31	DQ7 (DQ09)
DBI0	DBI3 (DBI4)	DBI1	DBI2 (DBI5)	DBI2	DBI1 (DBI5)	DBI3	DBI0 (DBI4)
EDC0	EDC3 (EDC4)	EDC1	EDC2 (EDC5)	EDC2	EDC1 (EDC5)	EDC3	EDC0 (EDC4)
GDDR5 CLK Mapping							
WCK01	WCK23 (WCK45)	WCK23 WCK01 (WCK67)					
WCK01#	WCK23# (WCK45#)	WCK23# WCK01# (WCK67#)					
CK	CK						
CK#	CK#						
Others							
MF	MF	SEN	SEN				
ZQ	ZQ	RESET#	RESET#				

Table 9.4 GDDR5 Command Mapping (GB4C-128 packages)

Command Ball on GPU		DRAM Signal Definition
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]	
FBA_CMD0	FBA_CMD16	CS*
FBA_CMD1	FBA_CMD17	A3_BA3
FBA_CMD2	FBA_CMD18	A2_BA0
FBA_CMD3	FBA_CMD19	A4_BA2
FBA_CMD4	FBA_CMD20	A5_BA1
FBA_CMD5	FBA_CMD21	WE*
FBA_CMD6	FBA_CMD22	A7_A8
FBA_CMD7	FBA_CMD23	A6_A11
FBA_CMD8	FBA_CMD24	AB1*
FBA_CMD9	FBA_CMD25	A12_RFU
FBA_CMD10	FBA_CMD26	A0_A10
FBA_CMD11	FBA_CMD27	A1_A9
FBA_CMD12	FBA_CMD28	RAS*
FBA_CMD13	FBA_CMD29	RST*
FBA_CMD14	FBA_CMD30	CKE*
FBA_CMD15	FBA_CMD31	CAS*

Selek CFLH N17P








Table 7.8 PWM-VID Spec and Component Values

PWM-VID Specification		Unit	Config
Number of Voltage Levels (N)	level	level	16
PWM Frequency (F <sub>pw</sub> )	MHz	MHz	475
PWM Minimum Pulse Width (T <sub>pw</sub> )	ns	ns	7.28
VID Transient Time (T)	us	us	1000
Component Value			
R1 (Ω)	Ω	Ω	4.75
R2 (Ω)	Ω	Ω	20.5
R3 (Ω)	Ω	Ω	4.32
R4 (Ω)	Ω	Ω	16.5
R5 (Ω)	Ω	Ω	8.2
C	μF	μF	0.1




Table 7.9 PWM-VID Spec and Component Values

PWM-VID Specification		Unit	Config
V <sub>min</sub>	V	V	0.3
V <sub>max</sub>	V	V	1.3
V <sub>boot</sub>	V	V	0.8
Voltage Step Width	mV	mV	6.25
Number of Voltage Levels (N)	level	level	16
PWM Frequency (F <sub>pw</sub> )	MHz	MHz	475
PWM Minimum Pulse Width (T <sub>pw</sub> )	ns	ns	7.28
VID Transient Time (T)	us	us	1000
Component Value			
R1 (Ω)	Ω	Ω	6.19
R2 (Ω)	Ω	Ω	20.5
R3 (Ω)	Ω	Ω	4.32
R4 (Ω)	Ω	Ω	16.5
R5 (Ω)	Ω	Ω	8.2
C	μF	μF	0.1




Table 7.10 PWM-VID Spec and Component Values

PWM-VID Specification		Unit	Config
Number of Voltage Levels (N)	level	level	16
PWM Frequency (F <sub>pw</sub> )	MHz	MHz	475
PWM Minimum Pulse Width (T <sub>pw</sub> )	ns	ns	7.28
VID Transient Time (T)	us	us	1000
Component Value			
R1 (Ω)	Ω	Ω	6.19
R2 (Ω)	Ω	Ω	20.5
R3 (Ω)	Ω	Ω	4.32
R4 (Ω)	Ω	Ω	16.5
R5 (Ω)	Ω	Ω	8.2
C	μF	μF	0.1









Table 7.11 PWM-VID Spec and Component Values

PWM-VID Specification		Unit	Config
Number of Voltage Levels (N)	level	level	16
PWM Frequency (F <sub>pw</sub> )	MHz	MHz	475
PWM Minimum Pulse Width (T <sub>pw</sub> )	ns	ns	7.28
VID Transient Time (T)	us	us	1000
Component Value			
R1 (Ω)	Ω	Ω	6.19
R2 (Ω)	Ω	Ω	20.5
R3 (Ω)	Ω	Ω	4.32
R4 (Ω)	Ω	Ω	16.5
R5 (Ω)	Ω	Ω	8.2
C	μF	μF	0.1



## AOZ2260 for 1D8V\_AON

## ***APL3526 for 1D8V\_MAIN***








# SSID = TPM


19	PIRQA#	>>>	_____
15	TPM_SPI_IRQ#	>>>	_____
31,61,63,79	PLT_RST#	>>>	_____
15,40	PM_SLP_S0#	>>>	_____
15	SPI_CS_CPU_N2	>>>	_____
15,21,25	SPI_SO_CPU	<<<	_____
15,21,25	SPI_SI_CPU	>>>	_____
15,25	SPI_CLK_CPU	>>>	_____

reserve RTC Gen 9 reset circuit\_20170814  
leakage issue



reserve for modern standby

Selek CFLH N17P



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**TPM2.0**

Size  
A4

Document Number  
**Selek CFL-H**


Rev  
**A00**

Date: Wednesday, April 03, 2019



Sheet 91 of 106

Main Func = FPR

24 FPR\_SCAN# >>> \_\_\_\_\_  
15,40,44,51 PM\_SLP\_S4# >>> \_\_\_\_\_  
24,64 KBC\_PWRBTN# <<< \_\_\_\_\_  
24,66 LID\_CL\_SIO# >>> \_\_\_\_\_  
  
18 FP1\_USB20\_N <<< \_\_\_\_\_  
18 FP1\_USB20\_P <<< \_\_\_\_\_



	PM_SLP_S4#	FP_3D3V
S0	1	1
S3	1	1
S4	0	0
S5	0	0



FBR(Bottom side finger Print Sensor)

PWFPR\_SSO: GOODIX module  
PWFPR\_NON\_SSO: ELAN module(R9211 R9214 R9217)

GF5288WN1+GF128A+GM168 Module design

Pin Definition

CN PIN MAP	
PIN NO.	INFO
1	VCC-3.3V
2	Power button
3	USB_N
4	USB_P
5	GND
6	LID closed
7	GPIO_key shielding
8	GND(ID pin)

Selek CFLH N17P

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

**(Reserved)Finger Print**

Size  
A3

Document Number  
**Selek CFL-H**

Date: Wednesday, April 03, 2019

Rev  
**A00**



Sheet 92 of 105



<p>PLEASE CHECK THE REST OF THE BOARD</p>							
GPIO	GPP_I10	GPP_F23/ DPPF_CTRLDATA	GPP_J4 CNV_BRI_DT UART0_RTS#	GPP_J6 CNV_RGI_DT UART0_TXD	GPP_J9	GPD7	
Schematic		internal pull down					


Signal	Usage	When asserted	Comment
<b>GP7_F23</b>	Display Port TX / Data strobe	Running edge of TX data strobe	This signal has a weak internal pull-up. 0 = Port 1 is not asserted. (Default) 1 = Port 1 is asserted. (Default)
<b>GP7_F34 / CNV_R61_B0 / UART0_RTS#</b>	SELECT	Running edge of RXSTRB#	<b>Notes:</b> 1. The internal pull-down is disabled after the first RXSTRB# transition. 2. This signal is the primary user. 3. This signal is used to platformize that support DSI0. The user should refer to the documentation for info on Display Port TX support. This signal has a weak internal pull-down. An external pull-up is required on this support to ensure the signal is asserted. 0 = 38.4 KHz XTAL frequency selected. (Default) 1 = 38.4 KHz XTAL frequency selected. (Default) 2. This signal is the primary user. 3. This signal is disabled after RSPH0# de-asserts.
<b>GP6_F35 / CNV_R61_B1 / UART0_TXD</b>	H.2 Codec RXSTRB#	Running edge of RXSTRB#	A weak external pull-up is required. 1. Integrated CNV enabled. 1. Integrated CNV disabled.
<b>GP6_F36 / CNV_R61_B2 / VCCP3#</b>	1.8V VCCP3#	Running edge of RXSTRB#	<b>Notes:</b> When a 8# companion chip is connected to the 1.8V VCCP3# device interface, the user must ensure the pull strap load is connected to the 1.8V VCCP3#. The signal has a weak internal pull-up. 0 = VCCP3# is connected to 1.8V rail. 1 = VCCP3# is connected to 1.8V rail. 2. This signal is disabled after the pull strap made a 1.7 for the power function (the user can refer to the VCCP3#).
<b>GP07</b>	Reserved	Running edge of DSW_PW0K	External pull-up is required. Recommended 100 kOhms. This signal is used to platformize that support DSI0. This should not be any board device driving it to opposite direction during board sampling.

8-Line 45W  
IccMax current=10ma max = 128A




22uF 30Pcs


IccMax current=10ma max(A) = 32 A



22uF 14Pcs




10uF 10Pcs





1uF 12 Pcs

IccMax current=10ma max(A) = 11.1 A




22uF 7 Pcs

10uF 7 Pcs



10uF 42Pcs

1uF 48 Pcs












Table 50-5. Decoupling Requirements for CFL H 8+2 Processor (Sheet 1 of 2)

Domain	Board Edge cap	Backside cap	Notes
Vcc	2x 22uF 0603		
	8x 47uF 0805		
		48x 1uF 0201	
		42x 10uF 0402	
		10x 22uF 0603	
VccGT	3x 47uF 0805		Place as close to the BGA as possible
	7x 22uF 0603		
		10x 10uF 0402	
		12x 1uF 0201	
VccSA	2x 47uF 0805		
	2x 22uF 0603		
		7x 10uF 0402	
VDDQ		1x 1uF 0201	
		4x 22uF 0603	
		11x 10uF 0402	
VccIO		3x 10uF 0402	
VccST		3x 0402 (placeholder)	Additional capacitors might be needed if the connectivity from BGAs to capacitors is not adequate.
VccST		1x 1uF 0201	Must be Ground referenced. Board routing resistance from BGA to Power gate should be less than 10mOhm. Do not route VccGT closest adjacent layer over any power net other than ground.
VccSTG		1x 1uF 0201	Must be Ground referenced. Share with 1.0V PCH rail.
VccPLL		1x 1uF 0201	Must be Ground referenced. Share with 1.0V PCH rail. Board resistance from BGA to Power gate should be less than 130mOhm.
		1x 22uF/47uF 0805 (placeholder)	*Placeholder not stuffed. To be placed as close as possible to BGA (H28, J28) and be placed either at board edge or backside.
Domain	Board Edge cap	Backside cap	Notes
VccPLL_OC		2x 1uF 0201	Must be Ground referenced. Share with VDDQ. Board resistance from BGA to Power gate should be less than 86mOhm.

**Note:** High Current Rail assuming 600KHz for VR bandwidth. Higher VR bandwidth assumptions results in lower quantity of MLCC (0805/0603) to meet the same AC loadline.

**Note:** It is important to make sure that the noise on VCCPLL rail must be limited to the +/-5% VR specification below 150KHz - as this will potentially impact the PLL failing to phase lock. Where necessary, the 0805 placeholder can be stuffed with a 22uF or 47uF to assist noise reduction. While stuffing the 0805 cap may reduce noise coupling, one should still route the PLL rail carefully (i.e. to avoid noisy and high current rail) to mitigate any potential issue.

Selek CFLH N17P

<b>DELL</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title <b>CPU (Power CAP2)</b>			
Size	Document Number	Rev	
Custom	<b>Selek CFL-H</b>	<b>A00</b>	
Date:	Wednesday, April 03, 2019	Sheet	11 of 105

